VLSI Layout of Benes Networks
نویسندگان
چکیده
The Benes network consists of back-to-back butterflies. There exist a number of topological representations that are used to describe butterfly like architectures. We identify a new topological representation of Benes network. The significance of this representation is demonstrated by solving two problems, one related to VLSI layout and the other related to robotics. An important VLSI layout network problem is to produce the smallest possible grid area for realizing a given network. We propose an elegant VLSI layout of r-dimensional Benes networks using this representation. The area of this layout is O(2) whereas the lower bound for the area of the VLSI layout of Benes networks is O(2). This lower bound is estimated by applying Thompson result.
منابع مشابه
Efficient VLSI Layout of Grid Pyramid Networks
Reducing the VLSI layout area of on-chip networks can result in lower costs and better performance. Those layouts that are more compact can result in shorter wires and therefore the signal propagation through the wires will take place in less time. The grid-pyramid network is a generalized pyramid network based on a general 2D Grid structure (such as mesh, torus, hypermesh or WK-recursive mesh)...
متن کاملThe Recursive Grid Layout Scheme for VLSI Layout of Hierarchical Networks
We propose the recursive grid layout scheme for deriving efficient layouts of a variety of hierarchical networks and computing upper bounds on the VLSI area of general hierarchical networks. In particular, we construct optimal VLSI layouts for butterfly networks, generalized hypercubes, and star graphs that have areas within a factor of 1+ o(1) from their lower bounds. We also derive efficient ...
متن کاملOn Three-dimensional Layout of De Bruijn Networks
The de Bruijn networks are well-known as suitable structures for parallel computations such as FFT. This paper shows an efficient D VLSI layout of the de Bruijn network with optimal volume and near optimal wire-length. Our layout consists of a number of copies of a single 2D VLSI layout for a subnetwork of the de Bruijn network.
متن کاملMultilayer VLSI Layout for Interconnection Networks
Current VLSI technology allows more than two wiring layers and the number is expected to rise in future. In this paper, we show that, by designing VLSI layouts directly for an L-layer model, the layout area for a variety of networks can be reduced by a factor of about L 2 2 compared to the layout area required under a 2-layer model, and the volume and maximum wire length can be reduced by a fac...
متن کاملPreprocessing Steiner problems from VLSI layout
VLSI layout applications yield instances of the Steiner tree problem over grid graphs with holes, which are considered hard to be solved by current methods. In particular, preprocessing techniques developed for Steiner problems over general graphs are not likely to reduce signiicantly such VLSI instances. We propose a new preprocessing procedure, combining earlier ideas from the literature to m...
متن کامل